

1/7 Xiaowei Shen et al. YOR920030612US1 (DSJ) (8728-669)



2/7 YOR920030612US1 (8728-669)



3/7 YOR920030612US1 (8728-669) Memory-side Predictor **E** 1 Memory Controller 3 Memory Data Cache **Processing Unit** Processor Core L2 Cache Instruction Cache FIG. 3 I/O Devices 192 Data Cache 150 115 **Processor Core Processing Unit** L2 Cache Instruction Cache 155





FIG. 4






FIG. 6

7/7 YOR920030612US1 (8728-669) Memory-side Predictor Cache-side Memory Controller 300 Predictor Memory Data Cache **Processing Unit** Processor Core L2 Cache Instruction Cache 150 **FIG. 7** 13 130 I/O Devices (35) 145 Data Cache 150 115 **Processing Unit Processor Core** L2 Cache Instruction Cache Cache-side 155 Predictor